# 2 D.D.40

	*	<b>"~</b>
Form PTO-1449	APPLICANT: Magdy S. Abadir et al.	
LIST OF PATENTS AND		81
PUBLICATIONS	<u> </u>	
FOR INFORMATION	ATTY. DOCKET #: SC11403TS	APPL. #: Unknows
DISCLOSURE STATEMENT		₩ 50 <b>1</b>
(Use Several Sheets if Necessary)	FILING DATE: Concurrently Herewith	GROUP: Unknown

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
AA	5,659,486	8/19/97	Tamiya	395	200.75	8/8/96
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	5,648,909	7/15/97	Biro et al.	364	488	6/12/95
AC						
AD						
AE						
AF						
AG						
AH						
AI	1"."					
AJ						
AK						

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE (#43)	COUNTRY	CLASS	SUBCLASS
	AL					
	AM	,				
	AN					
	AO					
	AP					

OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, Etc.) Ringe et al., "Path Verification Using Boolean Satisfiability," Design, Automation and Test in Europe Conference & Exhibition, 2 pgs. (2000). Liu et al., "Transistor Level Synthesis for Static CMOS Combinational Circuits," Ninth Great Lakes Symposium on VLSI Proceedings, 4 pgs. (1999). Raimi et al., "Detecting False Timing Paths: Experiments on PowerPCTM Microprocessors," 36th -Design Automation Conference Proceedings, pp. 737-741 (1999). Lee et al., "Critical Path Identifiction and Delay Tests of Dynamic Circuits," IEEE, pp. 421-430 (1999), ITC International Test Conference. Sivaraman et al., "Timing Analysis Based on Primitive Path Delay Fault Identification," IEEE, pp. 182-189 (1997), International Conference on Computer Aided Design. Ashar et al., "Functional Timing Analysis Using ATPG," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 8, pp. 1025-1030 (Aug. 1995). ΑW ΑX DATE CONSIDERED EXAMINER

EXAMINER Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

(Use several sheets if necessary)			APPLICANT S/N 09/781,492						
			SC11403TS Magdy S. Abadir et al						
			FILING DATE GROUP						
			2/13/2001 Unknown						
				U.S. PATENT DOCUMEN	1TS				
EXAMINER		DOCUMENT	DATE	NAME	CLASS	SUB'	FILING I	DATE	
INITIAL		NUMBER		<u> </u>		CLASS	IF APPR	OPRIATE	
PE	VOBSA							(EC) MOL	
0.	PP							15	
MAR 2 8 7	BBB3				†			<del>ت ^ </del>	
PIENT & YRAI	WE TO				1				
A TRA	P. D.								
	BE				<del></del>			•	
	BF				-		ļ <u> </u>		
	BG								
	ВН							•	
	BI								
	B]								
	ВК								
	<u> </u>	<u> </u>		FOREIGN PATENT DOC	UMENTS				
· (c)		DOCUMENT	DATE	COUNTRY	CLASS	SUB	TRANSI	LATION	
1897		NUMBER				CLASS		NO	
	BL								
	ВМ								
	BN								
	ВО								
	ВР								
	1 5.			OTHER INFORMATION	[	1	.l	<u> </u>	
	T	-	(Includir	ng Author, Title, Date, Pertinent	Pages, Etc	c.)			
	BR	Alfred L. Crouch, D	esign-for-Test	for Digital IC's and Embedded C	ore System	15,_			
WX)		1999 by Prentice H	Iall PTR, pgs. 1	163-166.					
	BS								
	ļ. 1								
	ВТ								
Λ .									
EXAMINE				DATE CONSIDERED					
1 XI				13- NEC à	1002				
*BXAMIN	R: Init	ial if reference consid	dered, whether	or not citation is in conformanc		EP 609.	Draw a lii	ne	
				nsidered, and briefly state why cit					

Include copy of this form with next communication to Applicant(s).

#3 D. Duja

RECENTED TO THE PEOPLE OF THE